Within the context of recycling of polymer encapsulated electronic modules, one of the major challenges is the clean separation of the electronic subassemblies &om the overmoulding polymers. Such polymers are however unable to withstand aggressive automotive operating environments and a two-shot The polymers have low thermal overmoulding technique is therefore being employed whereby conductivity, so the process of encapsulation will introduce a a conventional engineering polymer is used to shield the thermally insulating bamier around the electronics, which will water-soluble and to provide the major mechanical impact on the dissipation of heat &om the components. In fUnctionality of the component, Potential applications are in addition, the thermal performance of the assembly will he further affected by the high temperature environments within which some of these electronic modules will have to overate.
INTRODUCTION
Conventional injection moulding has been used successfully to encapsulate electronic circuit hoards [I]. The process was adapted, through critical parameter optimisation, [2] for use with typical glass-reinforced engineering polymers. The vital environmental factor of extracting the embedded electronics h m these overmoulding plastics at the end of the operational lifecycle was however not addressed. The current work aims to address the design-for-environment issues in polymerovermoulded electronic subassemblies to allow them to conform to the requirements of the European Commission's Directive on Waste Electrical and Electronic Equipment W E E ) PI.
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The overmoulding of heat generating electronic components with inherently ' low thermal conductivity polymers will undoubtedly result in a reduction in the beat dissipation capability of the assembly. This issue is exacerbated by the high temperature environments within which these devices may have to survive. For power devices this could result in significant overheating and premature failure, together with thermo-mechanical deformation of the polymer material. In addition, the differences in the coefficient of thermal expansion (CTE) of the electronic components, substrate and encapsulant could cause undue stresses within the module, which may result in failure of, for example, solder joints and substrate copper tracks. Models of the thermal and mechanical issues arising during the operation of encapsulated electronics are therefore being developed. The results h m these models will he used to develop a set of design guidelines that will determine the required material properties of the polymers, their maximum thickness and minimum adhesion levels. They will also be used to evaluate how thermal management structures may he integrated within the mouldings to facilitate higher power dissipations.
The work described in this paper will focus on a simple encapsulated test circuit, as shown in figure 1 , which comprises of a surface mounted chip resistor, acting as a heat source, and which is soldered onto a FR4 substrate and then overmoulded with a polymer. 
MODELLING TECHNlQUES
Several techniques were used to model the thermal performance of the device and to produce results that could be validated by comparison with experimental structures. Simple analytical one-dimensional conduction models and 2D axisymmetric fmite difference (FD) were used fmt and then full 3D FD modelling techniques were employed for more detailed analysis.
An Excel Spreadsheet was used for the analytical model calculations. The Unigrapbics Solutions EDS I-DEAS MaGer
Series NX fmite-element package was used for pre-and postprocessing of all of the FD thermal models. This was coupled with the Maya Heat Transfer Technologies' TMG (Thermal Model Generator) FD solver to simulate the heat transfer within the modules.
Onedimensional Heat Conduction Model
To begin with, a!iimple analytical model of the multilayer structure (resistor, substrate and polymer) was constructed to enable rapid estimation of the temperatures at various interfaces. For a prismatic slab of material the basic relationship for onedimensional heat conduction between two faces may be stated as follows [4] :
where Q is the power dissipated(Watts), K is the thermal conductivity of the material (W/mK), A is the cross-sectional area of the slab of material through which the beat is being conducted (m'), L is the thickness of material through which beat is conducted (m) and AT is the temperahue difference which causes the flow of heat ("C). Where the heat is conducted through several layers the total temperature difference is given by:
where ZR is the sum of the thermal resistances of heat flow path, across which AT exists ("Cnv).
In' sbuctures encountered in electronic packages the area available for conduction along the thermal path is not normally uniform. The latter technique was used here to estimate the thennal resistances of the different layers namely: polymer, ceramic resistor and glass-reinforced substrate.
An Excel Spreadsheet was used to perform the calculations starting &om the heat source (i.e. the top surface of the chip resistor). The spreading angles were estimated for beat flow through (i) the polymer layer over the top of the resistor, (ii) the chip resistor (0 degree angle as heated area is assumed to cover the entire top surface of the chip), (iii) the substrate and (iv) the lower polymer layer. Figure 3 illustrates the spreading angles described above. Two or three-dimensional thermal analyses are therefore required to estahlish more accurately the beat distribution and interaction of different heat sources within a package.
TwoDimensional Axisymmetric Finite Element Modelling
Axisymmetric FE modelling is a commonly used technique for the modelling of stluctures which are symmetric about an axis of rotation and which are subjected to axisymmetric boundary conditions. Axisymmetric models have also been shown to be effective for modelling of the displacements in nonrotationally symmetric structures such as semiconductor die attacb, although such models do not adequately capture the stresses at the corners of the structure [SI. They have also been shown to adequately model the thermal resistances of sucb structures [9] with two orders of magnihlde savings in computational effort over 3D models [IO] .
Axisymmetric models were therefore used for the initial evaluation of thermal performance, whilst avoiding the complexity of a full 3D model e.g. 
Three-dimensional FE Models
Ultimately, the most accurate representation of a truly threedimensional (3D) structure is a full 3D FE model and only with this type of model can the detailed effects of the layout of the components within a module be established. However, such models are much more difficult to develop and, due to the far greater number of degrees of freedom witbin the model, much longer simulation times are required. This means that 3D models can only be created for a limited number of sets of geometry, boundaty conditions and materials combinations.
Thenno-mechanical Modelling
For modelling of the thenno-mecbanical phenomenon here, the results from the thermal solver are used as boundary conditions in a second, solid mechanics, analysis using the ABAQUS FE solver. The I-DEAS ABAQUS Data Translator was used to define solution parameters for ABAQUS. The translator provides bidirectional exchange of FE models and simulation results with ABAQUS solvers. FE models constructed in I-DEAS can be directly written to an ABAQUS input tile and ABAQUS results can be directly imported back into I-DEAS for post-processing
MODELLING RESULTS
The models described in this section were all constructed based on the geometry of figure 1, with the resistor centrally located on a 1.6mm thick FR4 substrate, which itself was centrally positioned in a polymer overmould. The heat was assumed to be generated uniformly over the top surface of the chip resistor and, after beiig conducted tbrougb the different layen of the structure, was naturally convected to the surrounding ambient from all surfaces of the polymer encapsulation.
Full materials propexties data for the novel polymer material in use were not available at the time of the modelling work and therefore standard values for a PBT polymer were used to provide an initial set of data. The material properties used in all of the simulations were for FR4 substrate, glass filled PBT polymer and Alumina ceramic chip resistor as shown in 
Twodimensional Conduction Models
An axisymmetric model of the single surface mounted chip resistor was then constructed as shown in figure 5 . Heat generated at the top face of the resistor was conducted through the resistor, substrate and the polymer before beiig dissipated to the ambient air (at 20°C) by natural convection from all of the external faces. The software used standard correlations to estimate the convective coefficients. The major assumptions in these models were that the polymer was in intimate contact with the resistor/substrate assembly and that there was no gap between the resistor and substrate. It was also assumed that beat was generated uniformly over the top face of the resistor. Figure 6 shows a predicted steady state contour profile for the structure at an input power of 0.25 Watt.
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Onedimensional Model
The spreadsheet based model was used to predict steady state temperatures within1 an overmoulded surface mounted resistor. This was carried out for a 2512 package type with typical dimensions of 6.5mmx3.25mmxO.Smm and which in normal applications has a power rating of IW. The resistor was centrally located on the FR4 substrate (55mmx35mmx1.6mm) and overmoulded to 60mmx4Ommx5mm. The substrate was placed centrally within the moulding. Calculations were done at a number of power inputs (Q-) ranging from 0.25W -1 W. Table 2 Calculated temperatures for the encapsulated resistor at different power levels 
Comparison of Different Thermal Modelling Techniques
The results fFom the three different modelling approaches were compared to establish bow changing the level of detail in the model affected tbe results. Figure 9 is a plot of the maximum temnerahxe simulated for the top of the 25 12 chip hpvt P o n u O I resistor at PO& dissipation levels rang& from 0.25 to 1
Watts. This shows good agreement between the three is well within the each other. In the simulation, each resistor in the assembly design specifications process, was subjected to an iustantaneous power input of IW and the resulting tbermal.effects were monitored for a period of 5 minutes. The simulation was also repeated for the same board assembly but with the polymer encapsulation removed, where the beat was convected directly to the ambient air. The temperatureItime,rc:d~ of the simulations are given in figure   10 for the centre point of the top of the resistor mounted at the middle of the board.
As expected, the results demonstrate that the assembly without the polymer encapsulation beats up at a higher rate than the overmoulded assembly, which is slowed due to the extra thermal mass introduced by the polymer. However with prolonged power input, the bare device reaches a steady state after around 100 seconds. while the wlvmer encamdated . _ board continues to heat up ultimately leading to a higher steady state temperature due to the effect of surrounding the electronics with a low thermal conductivity polymer.
More detailed models are currently under development, where the geometry and materials of the assembly are more accurately represented e.g. a layer of solder is included
Thennomechanical Models between h e resistors andthe substrate. Stresses on different parts of the structure will be considered in greater detail to
For themo-mechanical modeling, a 3D FE model was used, similar to that described for transient thermal modelig based on three 2512 SMT resistors mounted on the PCB. The simulated temperature results for a 3W total input (i.e. IW per ensure that the maximum allowable stresses for eacb material are not exceeded.
EXPERIMENTAL VERIFICATION OF TAERMAL

MODELS
Although the modelling techniques being used have been proven in other applications, in order to establish confidence in these models for this application, it was necessary to perform comparison of the model results with experimental measurements on equivalent overmoulded structures. Initial trials were carried out on an assembly incorporating a single 1 Watt rated 2512 SMT resistor as shown in Figure 1 .
Thermocouples (TC) were attached to the assembly, as shown in Figure 1, (I) underneath the resistor at the resistor/substrate interface and (2) at the polymer surface directly above the resistor. For the first TC a hole was drilled througb the polymer and the substrate through which a thermocouple wire was inserted and subsequently glued. The assembly was supported at the edges minimising beat conduction from the base. The resistor was powered up and left to reach steady state. The temperatures were then recorded using a datalogger.
This was repeated at three different voltage/current combmations giving power dissipations of 0.25W, 0.5W and IW. The results of these trials are presented in Table 3 Table 3 Temperature results from the initial experiment These results are illustrated in Figure 12 , which is a plot of temperature rise above ambient as a function of input power. Reasonable agreement is observed between the initial, experimentally measured data and the model. The discrepancies between the results are attributed to the uncertainties in the properties of the materials in the module and the inherent inaccuracies with thermocouple measurements. Materials properties measurements for the novel polymers in use are currently being carried out over the expected operating temperature range for the modules. It is envisaged that this will yield more accurate simulations.
DISCUSSION AND CONCLUSIONS
It has been shown that simple analytical models MO he effectively used to carry out rapid design studies on polymer encapsulated electronics packages. The steady state results from these models compare favourably with experimental trials on prototype modules. Analytical models do not however provide a detailed representation of the effects of circuit layout on individual device temperatures and more complex 3D models have been developed in order to allow the detailed assessment of the effect of these factors on the actual device temperatures achieved. Considering the current lack of materials properties data the initial test results show good agreement between the experiment and 3D simulation for steady state situations. Input Power (W) Fig. 12 Experimental and simulated temperature rise as a function of power It is clear that any predicted result can only be as accurate as the material properties used. Since the thennomechanical properties for the novel polymer blend used in ovennoulding the chip/substrate combinations are not currently available, the properties for glass-filled PBT polymer were used instead. This is an approximation that has given reasonable simulated results. Experimental thermo-mechanical property measurements are currently being carried out for the polymers and other materials used.
As expected, encapsulating the electronics in polymer limits the heat loss mechanism due to their inherent poor thermal conductivity. As part of this work, various metbods to dissipate the heat more efficiently will be evaluated, using the thermal models. In circuits where devicesheat sources are only active for short periods of time, such as those in switching circuits, the overheating may not he of great importance. This has been explored in an initial transient simulation which has shown that the additional thermal mass of the polymer can reduce the temperature rise.
